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(57) ABSTRACT 
Disclosed are two terminal bistable memory cells having 
least two high-spin polarization magnetic material junctions 
which are separated from one another by electron trap site 
defect containing insulator. The two terminal bistable 
memory cells demonstrate stable, low current readable, 
hysteretic resistance states which are set by the flow of a 
relatively high, (eg. a milliamp or less), plus or minus 
polarity D.C. current therethrough, which resistance is 
monitored by lower magnitude A.C. or D.C. current flow 
therethrough. Preferred cells have at least one Cr02/Cr203/ 
CrO, sequence but typically have multiple Cr021Cr2031 
CrO, sequences in series. 
5 Claims, 5 Drawing Sheets 
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APPLICATION OF HIGH SPIN 87, No. 9, (May 2000), which describes fabrication of 
POLARIZATION MATERIALS IN TWO double tunnel junctions which comprise a central fer- 
TERMINAL NON-VOLATILE BISTABLE romagnetic layer prepared by alternate sputter deposi- 
MEMORY DEVICES tion of C O , ~ P ~ , ~  and A1203. Where said ferromagnetic 
5 layer has top and bottom electrodes made of FeCo 
This Application Claims benefit of Provisional Applica- applied thereto, room temperature Tunnel Magnetore- 
tion Serial No. 601290,151; Filed May 11, 2001. sistance of 20% was achieved. 
"Exchange-based Magnetic Tunnel Junctions and Appli- 
TECHNICAL AREA cation to Nonvolatile Magnetic Random Access 
lo Memory", Parkin et al., J. Appl. Phys., Vol. 85, No. 8, The disclosed invention relates to memory devices and (April 1999), describes tunnel junctions comprising 
more particularly to two terminal bistable memory cells two ferromagnetic layers separated by an insulating 
which comprise at least two high-spin polarization magnetic tunnel barrier. Switching between magnetoresistance 
material junctions, said junctions being separated from one states is shown as achieved by application of a mag- 
another by insulator, said insulator typically containing trap netic field. 
sites; said two terminal bistable memory cell demonstrating l5 "Ultrahigh Density Vertical Magnetoresistive Random 
two stable, low A.C. or D.C. current readable, hysteretic Access Memory", Jian-Gang Zhu et al., J. Appl. Phys., 
resistance states which are set by the flow of a relatively Vol. 87, No. 9, (May 2000), mentions a ring shaped 
higher plus or minus D.C. polarity current therethrough. vertical magnetoresistive random access memory com- 
Preferred cells each comprise at least one sequence of: prised of magnetic tunneling junctions. 
Cr02/Cr203/Cr02. 20 "Spin Dependent Tunneling Devices Fabricated for Mag- 
netic Random Access Memory Applications Using 
BACKGROUND Latching Mode", Wang et al., J. App. Phys., Vol. 87, 
State of the art electronic devices include, for instance, No. 9 (May 2000); describes Spin Dependent Tunnel- 
three terminal Complementary Metal Oxide Semiconductor 25 ing Junctions comprising: NiFeCo/A1203/CoFe/IrMn 
(CMOS) devices which provide fan-in and fan-out formed by rf diode sputtering. 
capability, and can perform memory and logic functions. Continuing, it is generally accepted that spin polarized 
Where only memory is required, however, two terminal current density larger than about lo7 A/cm2 is necessary to 
electrical devices are applicable. Two terminal electrical produce sufficient torque on a magnetic nano~article and 
memory systems are functionally similar to magnetic 30 change its orientation, thus that several Milliamps are 
dipoles which are set to one of two stable states by appli- required to flip regions in system fabricated by electron- 
cation of magnetic fields, but they are set by application of lithography of a typical size of lOOxlOO nm area. It is also 
voltagelcurrent and are monitored by applying a current1 noted that as~metric results occur when positive and nega- 
voltage and reading a voltagelcurrent. Two terminal memory tive currents are applied. Articles which provide insight to 
devices include Giant magnetoresistive devices as well as 35 non-volatile memory devices which operate based on spin 
tunnel junction based magnetics. transfer from electrons to set hysteretic resistance states are: 
Two terminal devices can operate based on a tunnel "Magnetization Precession by Hot Spin Injection", Weber 
magnetoresistance effect and can be comprise a sequence of: et al., Science, 291, (2001) discloses experimental 
results which demonstrate that electron spins experi- ferromagneticlinsulatorlferromagnetic; 
ence a torque when going through a ferromagnetic 
materials. The resistance across said sequence is determined 40 
material. Following Newton's Third Law the electrons by the relative magnetic alignment of two ferromagnetic produce an opposite effect on the magnetic material and layers. The effect is based in the ability of ferromagnetics to 
can modify its magnetic orientation; polarize spin in electric currents where Polarization (P) is 
given by: "A New Twist for Magnetics", Ralph, Science, Vol. 291, 
45 (February 2001), which describes that electric currents 
~=(n+-n-)/(n++n-); can manipulate magnets not only by the well known 
effect of the translation motion of electrons, say 
where n+ and n- are the number of conduction electrons through a wire etc., but that the spin of electrons can be 
with their spin parallel and anti-parallel, respectively. It is beneficially used as well. This article describes that 
noted that optimum magneto-electronic properties corre- electrons first passed through a spin filter so that a flow 
spond to a Polarization of 100%. One important candidate thereof is populated predominately by electrons of the 
for 100% spin polarization is Chromium Oxide. Articles same spin, can specifically affect magnetic states on a 
which show that CrO, demonstrates significant magneto- less than 1 micron dimension scale, whereas magnetic 
resistance effects are: field effects which are based on stray field effects decay 
"Enhanced Intergrain Tunneling Magnetoresistance in 55 slowly with distance, thereby limiting packing density 
Half-Metallic CrO, Films", Hwang et al., Science 278, of dipoles which can be specifically controlled thereby, 
(1998); without affecting nearby dipoles. The use of electron 
"Magnetoresistance of Chromium Dioxide Powder spin then makes possible smaller memory cells, and for 
Compacts", Coey et al., Phys. Rev. Lett., 80, (1998); devices with dimensions of less than 100 nm, electron 
"Extrinsic Giant Magnetoresistance In Chromium (IV) 60 spin becomes the dominate effect; 
Oxide, CrO,", Manoahran, Appl. Phys. Lett., 72 "Excitation of Spin Waves by an Electric Current", 
(1998). Slonczewski, J. Magn. Magn. Matter, 195, (1999); 
Additional known references which are relevant to non- "Emission of Spin Waves by a Magnetic Multilayer 
volatile memory devices which utilize stray magnetic fields Traversed by a Current", Berger, Phys. Rev. B 54, 
generated by currents to switch resistance states include: 65 (1996); 
"Double Tunnel Junctions for Magnetic Random Access "Excitation of a Magnetic Multilayer by an Electric 
Memory Devices", Iomata et al., J. Appl. Phys., Vol. Current", Tsoi et al., Phys. Rev. Lett 80, (1998); 
"Current-Induced Magnetization Reversal in Magnetic 
Nanowires", Wegrowe et al., Europhys. Lett. 45, 
(1999); 
"Current-Induced Switching of Domains in Magnetic 
Multilayer Devices", Myers et al., Science 285, (1999); 5 
"Spin-Polarized Current Switching of a Co Thin Film 
Nanomagnet", Albert et al., Appl. Phys. Lett. 77, 
(2000); 
"Spin-Polarized Current Induced Switching in ColCulCo 
Pillars", Grollier et al., Appl. Phys. Lett. 78, (2001). 10 
U.S. Pat. No. 6,215,696 to Tsuge describes a ferromagnetic 
tunnel junction device and method for its forming. 
U.S. Pat. No. 6,178,112 to Bessho et al. describes a ferro- 
magnetic material split by a spacer which comprises a 
magnetic material and a semiconductor material, the 
magnetic state of which can be set by application of a 
stimulus, such as a current flow. 
Even in view of the cited references, there remains need 
for improved non-volatile two-terminal bistable memory 
svstems. and methods of sensing states set therein. 
"Current-Driven Switching o f ~ a ~ n e t i c  Layers", Heide et 
al., Phvs. Rev. B, Vol. 63, (2001); 
u 
DISCLOSURE OF THE INVENTION 
\ ,  
"Current-Driven Magnetic Switching in Manganite The disclosed invention system can broadly be described 
Trilayer Junctions", Sun, J. of Magnetism and Mag- as comprising a functional combination of: 
netic Materials, 202 (1999); 1s a two-terminal static memory cell comprised of at least 
"Current Hysteresis Due to Changes in Magnetization of two junctions between magnetic materials, which junc- 
Magnetic Tunnel Junctions by Spin-Polarization tions demonstrate electron spin preference tunneling; 
Current", Baranov, Europhys. Lett. 53 (5) (2001). said memory cell being characterized in that applica- 
Agreat many papers report research into materials which tion of a positive or negative D.C. voltage across the 
provide bi-stable memories. The following are representa- 20 two terminals thereof causes preferred spin electron 
tive: flow therethrough, thereby resulting in the setting of a 
"Current-Driven Insulator-Conductor Transition and monitorable resistance state therein, the utility being 
Nonvolatile Memory in Chromium-Doped SrTiO, that at least two resistance states can be set by appli- 
Single Crystals", Watanabe et al., J.App. Phys., Vol78, cation of different polarity voltages; and 
No. 23, (June 2001), which describes non-volatile 25 a means for sequentially applying D.C. state setting, and 
memory comprised of Chromium doped SrTiO, single D.C. or A.C. sensing voltageslcurrents, said means for 
crystals in which D.C. current flow induced reversible applying D.C. or A.C. sensing voltageslcurrents includ- 
insulator-conduction transition of up to five orders of ing means for monitoring D.C. or A.C. currentlvoltage. 
magnitude, and Said disclosed invention two terminal memory cell is 
"Reproducible Switching Effect in Thin Oxide Films for 30 formed from ferro-magnetic and antiferro-magnetic 
Memory Applications", Beck et al., Appl. Phys. Lett. materials, with the preferred ferro-magnetic and antiferro- 
77 (2000). magnetic materials being CrO, and an insulator Cr,O,, 
With the present invention in mind, a Search of Patents respectively, which CrO, and Cr,O, can both be formed by 
provided: oxidization of chromium to form Cr/CrO,(Cr,O,), or by 
U.S. Pat. No. 6,069,820 to Inomata et al. describes a Spin 35 vacuum deposition, (eg. sputtering), etc. thereby providing 
Dependent Conduction Device. This Patent describes a CrO,/Cr,O,/CrO, sequences. 
sequence of: Present invention two-terminal static memory cells enable 
Tunnel Junction-Ferromagnetic Layer-Tunnel Junc- setting one or another stable state therein by the application 
tion of a D.C. voltagelcurrent level of positive or negative 
wherein a ferromagnetic material is sandwiched between 40 polarity across said two terminals thereof. The stable state 
tunneling junctions. set is readable by application of a smaller A.C. or D.C. 
U.S. Pat. No. 5,841,692 to Gallagher et al. describes a voltagelcurrent in combination with monitoring current1 
magnetic tunneling junction device with antiferromag- voltage level caused thereby. Note specifically that the 
netically coupled pinned layer. disclosed invention can be monitored by D.C. or A.C. a 
U.S. Pat. No. 5,650,958 to Gallagher et al. describes a 45 current flow magnitude response to a small applied D.C. or 
magnetic tunnel junction with controlled magnetic A.C. voltage, or by monitoring a D.C. or A.C. voltage 
response. response to an applied small D.C. or A.C. current. 
U.S. Pat. No. 5,966,012 to Parkin describes a Magnetic A method of the disclosed invention involves providing a 
tunnel junction device with improved fixed and free disclosed invention static memory cell as described above, 
ferromagnetic layers. so then setting it into one or another stable state by the 
U.S. Pat. No. 5,089,991 to Matthews describes a non- application of a D.C. voltage level in a range of D.C. 
volatile memory cell which operates based on the Hall voltages, and then monitoring or retrieving said set stable 
effect. state by application of an A.C. or D.C. voltage in combina- 
U.S. Pat. No. 6,166,948 to Parkin et al. describes a magnetic tion with monitoring current flow level caused thereby. Of 
memory array with magnetic memory tunnel junctions. ss course said method can include resetting the stable state and 
U.S. Pat. No. 6,226,160 to Gallagher et al. describes a small repeating the described procedure. When an array of said 
area magnetic tunnel junction devices with low resistance static memory cells are present and each is involved in 
and high magnetoresistance. practice of the method, it should be appreciated that a digital 
U.S. Pat. No. 6,215,695 to Ikeda describes a magnetoresis- memory function, functionally essentially transparent to that 
tance element for application in memory. 60 enabled by multiple dipole cell providing magnetic media, is 
U.S. Pat. No. 6,233,172 to Chen et al. describes a magnetic enabled. 
element with dual magnetic states. The writing function can involve application of Pulse 
U.S. Pat. No. 5,856,897 to Mauri describes a self-biased Voltage which "Imprints" the cell, and said writing can 
dual spin valve sensor. occur in as short a time as 100 nanoseconds in cells sized on 
U.S. Pat. No. 5,953,248 to Chen et al. describes a low 65 the order of 100 nm. 
switching field magnetic tunneling junction for use in The disclosed invention can then be described as a two 
high density arrays. terminal bistable memory cell comprising at least two high- 
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spin polarization magnetic material junctions, said junctions Said general method of setting and erasing memory can 
being separated from one another by insulator, said two further comprise, as an initial step, the heating of said two 
terminal bistable memory cell demonstrating at least two terminal bistable memory cell to the Curie temperature of 
stable hysteretic resistance states; said hysteretic resistance said at least two high-spin polarization magnetic material 
states being set by application of positive or negative D.C. s comprising junctions to Prepare the system for use as a 
current flow therethrough, wherein the insulator is Cr203 device. 
and the high-spin polarization magnetic material junctions This can be followed by lowering the temperature of the 
are formed by contact with thereof with CrO,. two terminal bistable memory cell to below 250 degrees 
The disclosed invention can generally be described as a 
two terminal bistable memory cell comprised of at least two 10 A specific presently disclosed method of setting and 
monitoring memory, comprises the steps of: high-spin polarization magnetic material junctions, each 
a. providing a two terminal bistable memory cell com- thereof being formed by ferromagnetic material in contact prising at least two high-spin polarization magnetic 
with the insulator. Further, said insulator material is typically 
material junctions, said junctions being formed formed to contain trap site defects, and in fact the presence between CrO, and Cr203 in at least one sequence of 
of trap site defects alters the resistance states achievable. IS Cr021Cr2031Cr02, said two terminal bistable memory 
Investigation of fabricated disclosed invention two termi- cell demonstrating at least two stable hysteretic resis- 
nal bistable memory cells have shown that they are charac- tance states, said hysteretic resistance states being set 
terized in that: by application of positive or negative D.C. current flow 
application of a voltage of about a millivolt or less across therethrough; 
one Cr021Cr2031Cr02 sequence causes change in zero 20 b. by applying a D.C. voltage across said series of at least 
bias kilo-ohm range resistance of at least ten percent; two junctions formed between CrO, and Cr203, caus- 
application of a magnetic field substantially cancels the ing a D.C. current to flow therethrough thereby setting 
difference in observed resistance states effected by a resistive memory state in said memory cell; 
sequential application of positivelnegative or negative1 c. monitoring the resistance across said series of at least 
positive D.C. current flow; and 2s two of said at least two junctions formed between CrO, 
heating the memory cell to a temperature in excess of the and Cr203, by causing an A.C. or D.C. current to flow 
Curie temperature of the magnetic material therethrough. 
re-establishes the memory cell capability to be set to Said presently disclosed specific method of setting and 
two stable hysteretic resistance states by application of 30 monitoring memory can further comprise the steps of: 
positive or negative D.C. current flow therethrough. causing a D.C. current to flow therethrough, thereby 
A general presently disclosed method of setting and setting a resistive memory state in said memory cell; 
erasing memory comprising the steps of: and 
a, providing a two terminal bistable memory cell monitoring the resistance across said series of at least two 
prising at least two high-spin polarization magnetic 3s of said at least two junctions formed between CrO, and 
material junctions, said junctions being separated from Cr203 by flowing an A.C. or D.C. current therethrough; 
one another by insulator, said two terminal bistable wherein the D.C. current which sets the resistive memory 
memory cell demonstrating at least two stable hyster- state which is at least an order of magnitude larger than is the 
etic resistance states; said hysteretic resistance states resistance monitoring A.C. or D.C. current. 
being set by application of positive or negative D,C, 40 Said presently disclosed specific method of setting and 
current flow therethrounh: monitoring memory can further comprise the step of: 
u * 
b. by applying a D.C. voltage across said series of at least 
two high-spin polarization magnetic material compris- 
ing junctions, causing a D.C. current to flow 
therethrough, thereby setting a resistive memory state 
in said memory cell; 
c. monitoring the resistance across said series of at least 
two of said at least two high-spin polarization magnetic 
material junctions by application of a resistance deter- 
mining A.C. or D.C. current flow therethrough; 
d. applying a magnetic field to said at least two high-spin 
polarization magnetic material junctions to erase the 
memory state set in step b. 
Said general method of setting and erasing memory can 
further comprises the steps of: 
e. heating said two terminal bistable memory cell to the 
Curie temperature of said at least two high-spin polar- 
ization magnetic material comprising junctions; 
f. by applying a D.C. voltage across said series of at least 
two high-spin polarization magnetic material compris- 
d. applying a magnetic field to said at least two high-spin 
polarization magnetic material junctions to erase the 
memory state set in step b. 
Said presently disclosed specific method of setting and 
monitoring memory can further comprise the steps of: 
e. heating said junctions in said two terminal bistable 
memory cell to the magnetic material CrO, Curie 
temperature of about 400 degrees Centigrade; 
f. by applying a D.C. voltage across said series of at least 
two junctions formed between CrO, and Cr203, caus- 
ing a D.C. current to flow therethrough thereby setting 
a resistive memory state in said memory cell; 
g. monitoring the resistance across said series of at least 
two junctions formed between CrO, and Cr203 by 
flowing an A.C. or D.C. current therethrough. 
Said presently disclosed specific method of setting and 
erasing memory can comprise, as an initial step, the heating 
of said two terminal bistable memory cell to the Curie 
temperature of said at least two junctions which comprise 
CrO,. 
ing junctions, causing a D.C. current to flow ltiis to be understood that a multiplicity of presently 
therethrough, thereby setting a memory state in said disclosed conventional two terminal bistable memory cells 
memory cell; can be fashioned into an array and accessed as are conven- 
g. monitoring the resistance across said series of at least 65 tional known arrays of two terminal bistable memory cells. 
two of said at least two high-spin polarization magnetic It is also to be understood that while Cr021Cr2031Cr02 is, 
material junctions. described herein as comprising two junctions, namely Cr0,I 
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Cr203 and Cr2031Cr02, the Cr021Cr2031Cr02 system is BRIEF DESCRIPTION OF THE DRAWINGS 
often simply refered to as "a junction". There is no technical 
distinction implied by the language adopted in this FIG. 1 demonstrates a single sequence of a general 
Disclosure, but said language is adopted only to make clear disclosed invention having two high-spin polarization mag- 
the Cr203 separates two regions of CrO, which are junc- 5 netic material junctions (SP) separated by an insulator 
tioned to it. from one another. (INS). \ ,  
Finally, it is emphasized that while hysteretic resistance FIG, demonstrates the preferred single sequence of the 
states are set by applying voltage across the terminals of a 
disclosed invention cell, spin polarized current caused to disclosed invention, indicating a region of Cr203 bounded 
flow through high-spin polarization magnetic material junc- by junctions to Cr02 On either side thereof. 
10 tions is what is effective in setting of resistance states in a FIG. 3 shows a sequence of " N  units ((Sl), (S2) . . . (Sn)) 
disclosed inventions cell. Microstructural defect sites, field of the disclosed invention secluences of CrO,lCr,O,lCrO,. 
'. ' . >  '. 
ionization of electron traps as well as spin-transfer models 
present explanation for the results achieved, Further, it is demonstrates a 'ystem for setting a resistance state 
noted that where Cr02/Cr203/Cr02 systems are involved, in a a positive and negative 
the basis of operation is believed to be based in that the 15 polarity (VSS), and a switch (S1), as as a 
cr203 comprises trap site defects, (eg, cr3+ cr4+), system for monitoring the resistance state set comprising a 
each said traa site defect beinn comarised of at least two (VSR), meter and switch (S2). a L 
domains, which "domains" are caused to be set either FIG, 5 shows an p~otoemission (xps )  spectrum 
parallel or antiparallel to one another depending on the obtained from a disclosed invention fabrication via oxida- 
polarity of the applied D.C. hysteretic resistance setting 20 tion of chromium, N~~~ the indication of the presence of 
positive or negative polarity D.C. current flow. When the peaks indicating the presence of both Cr021Cr203, 
trap site defect domains are caused to be aligned parallel by 
application of the positive or negative polarity D.C. voltage, FIG. 6 shows disclosed invention Resistance vs. Negative 
one hysteretic resistance state is set, and where the trap site and Positive Bias Voltage, as a function of Temperature. 
defect domains are caused to be aligned anti-parallel by 25 FIG. 7a shows disclosed invention Resistance vs. Bias 
application of the negative or positive D.C. voltage, the Current for a Cr021Cr2031Cr02 comprising two terminal 
other hysteretic resistance state is set. memorv iunction device. 
, 
For insight, it is noted that stray magnetic field non- 
volatile memory devices are typically tunnel magneto- FIG. 7 b  shows the results of FIG. 7a are canceled by 
resistance systems, while spin transfer non-volatile memory 30 application of a Magnetic field. 
devices are typically comprised of multiple metallic layers. FIG. 8 shows Conductance vs. Bias Voltage, indicating 
The disclosed invention is a hybrid of the two in that tunnel resistive hysteresis for a Cr021Cr2031Cr02 comprising two 
junctions are formed between non-insulator magnetic terminal memory junction device. 
material, (eg. CrO,), and trap defect containing insulator, FIG. 9 shows Conductance vs. Time as a function of 100 
(eg. Cr203)' 35 nsec. applied resistive state setting pulses for a Cr021Cr2031 
The disclosed invention will be better understood by Cr02 comprising two terminal memory junction device, 
reference to the Detailed Description Section of this Speci- 
fication. FIG. 10  shows Conductance of a set state lifetime vs. 
Time, as a function of Temperature for a Cr021Cr2031Cr02 
SUMMARY OF THE INVENTION 
.. comprising two terminal memory junction device. 
-" . . 
It is therefore a general objective andlor purpose of the 
described invention to disclose two terminal bistable DETAILED DESCRIPTION 
memory cells comprising at least two high-spin polarization 
magnetic material to insulator junctions, said junctions Turning now to FIG. 1 ,  there is demonstrated a single 
being separated from one another by said insulator, said two 45 Sequence of a general disclosed invention having two high- 
terminal bistable memory cells demonstrating at least two spin polarization magnetic material junctions (SP) separated 
stable hysteretic resistance states; said hysteretic resistance by an Insulator (INS). FIG. 2 demonstrates the preferred 
states being set by application of positive or negative D.C. single sequence of the disclosed invention, indicating a 
current flow therethrough. region of Cr203 bounded by junctions to CrO, on either side 
It is a specific objective andlor purpose of the described so thereof. FIG. 3 shows a sequence of " N  units ((Sl), (S2) . 
invention to disclose two terminal bistable memory cells . . (Sn), of the disclosed invention sequences of CrOzICrzO31 
comprising at least two high-spin polarization magnetic CrO,. Each "Cell" in FIGS. 1-3 is shown with Terminals 
material to insulator junctions, said junctions being sepa- (TI) and (T2) Present. 
rated from one another by said insulator, said two terminal A memory array is comprised of a multiplicity of indi- 
bistable memory cells demonstrating at least two stable 55 vidually accessible cells such as shown in FIG. 1-FIG. 3, 
hysteretic resistance states; said hysteretic resistance states which are situated to one another, 
being set by application of positive or negative D.C. current 
flow therethrough; wherein the insulator is Cr203 and the demonstrates: 
high-spin polarization magnetic material junctions are a system for setting a resistance state in a Cell, via 
formed by contact with thereof with CrO,, and in which said 60 Terminals (TI) and (T2), said system comprising a 
insulator are present electron trap site defects. source of positive and negative polarity D.C. voltage 
It is another objective andlor purpose of the described (VSS), and a switch (Sl); 
invention to disclose that, while not limiting, junctions as well as a system for monitoring the resistance state set 
between Cr203 and CrO, can be formed by oxidation of via Terminals (TI) and (n), comprising an A.C. or 
chromium or vacuum deposition etc. 65 D.C. voltage source (VSR), meter (M) and switch (S2). 
Other objectives andlor purposes will become apparent by (Note that Switch (S2) is shown to aid understanding of 
a reading of the Specification and Claims. function, and is actually not required). 
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Typically the (VSS) + and - D.C. voltages will be between specifically described, and should be limited in its breadth 
a about 50 millivolts and a volt, depending on if one or about and scope only by the Claims. 
10 disclosed invention sequences of Cr02/Cr203/Cr02 are We claim: 
present in a Cell. That is, about a millivolt or less per 1. A method of setting and erasing memory comprising 
Cr02/Cr203/Cr02 sequence is provided by (VSS) to set s the Steps of: 
resistance states thereof. The (VSR) source provides on the a. providing a two terminal bistable memory cell corn- 
order of an order of magnitude lower A.C. or D.C. voltage. prising at least two high-spin polarization magnetic 
FIG. 5 shows an X-ray photoemission (XPS) spectrum material comprising junctions, said junctions being 
obtained from a disclosed invention fabricated via oxidation separated from one another by insulator, said two 
of chromium in an 0, atmosphere, Note the indication of the 10 memory demonstrating at least 
presence of both Cr02/Cr203 when the process is continued two stable hysteretic resistance states; said hysteretic 
at 500 degrees Kelvin for three days. This shows that it is resistance states being set by application of positive or 
negative D.C. current flow therethrough; possible to fabricate Cr02/Cr203/Cr02 cells at temperatures 
compatible with those utilized in semiconductor fabrication b' by a D'C' said at least two high-spin polarization magnetic material comprising procedures. IS junctions, causing a D.C. current to flow therethrough, FIG. 6 shows disclosed invention Resistance vs. Negative thereby setting a resistive memory state in said memory 
and Positive Bias Voltage, as a function of Temperature for 
cell; 
a Cr02/Cr203/Cr02 comprising two terminal memory junc- 
tion device. c. monitoring the resistance across said series of at least 
FIG, 7a shows disclosed invention Resistance vs, Nega- 20 said at least two high-s~in polarization magnetic 
tive and Positive Bias Current for a Cr02/Cr203/Cr02 material comprising junctions by application of a resis- 
comprising two terminal memory junction device. FIG. 7 b  tance determining A.C. or D.C. current flow there- 
shows the results of FIG. 7a are canceled by application of through; 
a Magnetic field. d. applying a magnetic field to said at least two high-spin 
FIG, 8 shows conductance vs, ~~~~~i~~ and positive ~i~~ 2s polarization magnetic material junctions to erase the 
Voltage, indicating resistive hysteresis for a Cr02/Cr203/ memory state set in step b. 
CrO, comprising two terminal memory junctions device. 2. A method of setting and erasing memory as in claim 1, 
FIG, 9 shows conductance vs, ~i~~ as a function of 100 which comprises as an initial step the heating of said two 
nsec. applied hysteretic resistance state setting pulses for a a Curie temperature said 
c ~ o ~ / c ~  0 / c r o 2  comprising two terminal memory junc- 30 magnetic material in said at least two high-spin polarization 
2 3 
tion device. magnetic material comprising junctions. 
FIG. 10 shows Conductance of a set state lifetime vs. 3. A setting and erasing as in 
Time, as a function of Temperature for a Cr02/Cr203/Cr02 which further the steps 
comprising two terminal memory junction device. Note that e. heating said two terminal bistable memory cell to a 
increased temperature shortens the lifetime of the memory 35 Curie temperature of the magnetic material of said at 
retention. least two high-spin polarization magnetic material 
Again, it is to be understood that while Cr02/Cr203/Cr02 comprising junctions; 
is described herein as comprising two junctions, namely f. by applying a D.C. voltage across said series of at least 
Cr02/Cr203 and Cr203/Cr02 the Cr02/Cr203/Cr02 system two high-spin polarization magnetic material compris- 
is often simply refered to by those skilled in the art as "a 40 ing junctions, causing a D.C. current to flow 
junction". There is no technical distinction implied by the therethrough, thereby setting a memory state in said 
language adopted in this Disclosure. Said language is memory cell; 
adopted only to make clear the Cr203 separates two regions g. monitoring the resistance across said series of at least 
of CrO, which are "junctioned" to it, from one another. two of said at least two high-spin polarization magnetic 
It is emphasized that, while applying voltage causes a 45 material comprising junctions. 
current to flow, it is current flow through high-spin polar- 4. A method of setting and erasing memory as in claim 1, 
ization magnetic material junctions, (eg. Cr02/Cr203), wherein the step of providing a two terminal bistable 
which it is believed effects setting of resistance states in a memory cell comprising at least two high-spin polarization 
disclosed invention cell. Further, the resistance values are magnetic material comprising junctions, involves providing 
believed to be achieved by aligning domains to be parallel so junctions formed-between CrO, and Cr203 in a sequence of 
or anti-parallel in the presence of trap site defects in the Cr02/Cr203/Cr02. 
insulator, (eg. Cr203). 5. A method of setting and erasing memory as in claim 4, 
Having hereby disclosed the subject matter of the present which comprises as an initial step lowering the temperature 
invention, it should be obvious that many modifications, of the two terminal bistable memory cell to below 250 
substitutions, and variations of the present invention are ss degrees Kelvin. 
possible in view of the teachings. It is therefore to be 
understood that the invention may be practiced other than as * * * * *  
